High Speed, High Gain Bipolar NPN Power Transistor with Integrated Collector-Emitter Diode and Built-in Efficient Antisaturation Network

The MJE18004D2 is state—of—art High Speed High gain BIPolar transistor (H2BIP). High dynamic characteristics and lot to lot minimum spread (± 150 ns on storage time) make it ideally suitable for light ballast applications. Therefore, there is no need to guarantee an here window.

It's characteristics make it also suitable for PFC application.

Features

- Low Base Drive Requirement
- High Peak DC Current Gain (55 Typical) @ I_C = 100 mA
- Extremely Low Storage Time Min/Max Guarantees Due to the H2BIP Structure which Minimizes the Spread
- Integrated Collector-Emitter Free Wheeling Diode
- Fully Characterized and Guaranteed Dynamic V_{CE(sat)}
- "6 Sigma" Process Providing Tight and Reproductible Parameter Spreads
- Pb-Free Package is Available*

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

| Rating | Symbol | Value | Unit |
|--|-----------------------------------|------------|-----------|
| Collector–Emitter Sustaining Voltage | V _{CEO} | 450 | Vdc |
| Collector-Base Breakdown Voltage | V _{CBO} | 1000 | Vdc |
| Collector–Emitter Breakdown Voltage | V _{CES} | 1000 | Vdc |
| Emitter-Base Voltage | V _{EBO} | 12 | Vdc |
| Collector Current – Continuous – Peak (Note 1) | I _C I _{CM} | 5 10 | Adc |
| Base Current – Continuous – Peak (Note 1) | I _B I _{BM} | 2 4 | Adc |
| Total Device Dissipation @ T _C = 25°C Derate above 25°C | P _D | 75 0.6 | W W/°C |
| Operating and Storage Temperature | T _J , T _{stg} | -65 to 150 | °C |

THERMAL CHARACTERISTICS

| Thermal Resistance, Junction-to-Case | $R_{\theta JC}$ | 1.65 | °C/W |
|---|-----------------|------|------|
| Thermal Resistance, Junction-to-Ambient | $R_{\theta JA}$ | 62.5 | °C/W |
| Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds | T_L | 260 | °C |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.




ON Semiconductor®

http://onsemi.com


POWER TRANSISTORS 5 AMPERES, 1000 VOLTS, 75 WATTS



MARKING DIAGRAM



TO-220AB CASE 221A STYLE 1



18004D2 = Device Code G = Pb-Free Package

A = Assembly Location Y = Year WW = Work Week

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-------------|-----------------------|-----------------------|
| MJE18004D2 | TO-220AB | 50 Units / Rail |
| MJE18004D2G | TO-220AB (Pb-Free) | 50 Units / Rail |

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| ELECTRICAL CHARACTERIS | TICS (T _C = 25°C ι | unless oth | erwise noted) | | | | | |
|--|--|---|---|-----------------------|----------|--------------|-------------|------|
| Characteristic | | | | Symbol | Min | Тур | Max | Unit |
| OFF CHARACTERISTICS | | | | | | | | |
| Collector-Emitter Sustaining Voltage (I _C = 100 mA, L = 25 mH) | | | V _{CEO(sus)} | 450 | 547 | _ | Vdc | |
| Collector-Base Breakdown Voltage | (I _{CBO} = 1 mA) | | | V _{CBO} | 1000 | 1100 | _ | Vdc |
| Emitter-Base Breakdown Voltage (| I _{EBO} = 1 mA) | | | V _{EBO} | 12 | 14 | _ | Vdc |
| Collector Cutoff Current (V _{CE} = Rat | ed V_{CEO} , $I_B = 0$) | | | I _{CEO} | _ | - | 100 | μAdc |
| Collector Cutoff Current (V _{CE} = Ra | |) | @ T _C = 25°C @ T _C = 125°C | I _{CES} | - | _ | 100 500 | μAdc |
| | $0 \text{ V, V}_{EB} = 0)$ | | @ T _C = 125°C | | | | 100 | |
| Emitter–Cutoff Current (V _{EB} = 10 V | $dc, I_C = 0)$ | | | I _{EBO} | _ | _ | 100 | μAdc |
| ON CHARACTERISTICS | | | _ | T | | _ | 1 | |
| Base–Emitter Saturation Voltage (I _C | = 0.8 Adc, I _B = 80 r | mAdc) | @ T _C = 25°C @ T _C = 125°C | V _{BE(sat)} | _ | 0.8 0.7 | 1 0.9 | Vdc |
| $(I_C = 2 \text{ Adc}, I_B = 0.4 \text{ Adc})$ | | | @ T _C = 25°C @ T _C = 125°C | | - | 0.9 0.8 | 1 0.9 | |
| Collector–Emitter Saturation Voltage | $(I_C = 0.8 \text{ Adc}, I_B = 8)$ | 30 mAdc) | @ T _C = 25°C @ T _C = 125°C | V _{CE(sat)} | - | 0.38 0.55 | 0.5 0.75 | Vdc |
| $(I_C = 2 \text{ Adc}, I_B = 0.4 \text{ Adc})$ | | | @ T _C = 25°C @ T _C = 125°C | | _ | 0.45 0.75 | 0.75 1 | |
| $(I_C = 0.8 \text{ Adc}, I_B = 40 \text{ mAdc})$ | | | @ T _C = 25°C @ T _C = 125°C | | _ | 0.9 1.6 | 1.5 | |
| $(I_C = 1 \text{ Adc}, I_B = 0.2 \text{ Adc})$ | | | @ T _C = 25°C @ T _C = 125°C | | _ | 0.25 0.28 | 0.5 0.6 | |
| DC Current Gain (I _C = 0.8 Adc, V _{CE} = 1 Vdc) | | | @ T _C = 25°C @ T _C = 125°C | h _{FE} | 15 10 | 28 14 | - | _ |
| $(I_C = 2 \text{ Adc}, V_{CE} = 1 \text{ Vdc})$ | | @ T _C = 25°C @ T _C = 125°C | | 6 4 | 8 6 | - | | |
| $(I_C = 1 \text{ Adc}, V_{CE} = 2.5 \text{ Vdc})$ | | | @ T _C = 25°C @ T _C = 125°C | | 18 14 | 28 20 | - | |
| DYNAMIC SATURATION VOLTAG | E | | | I | | • | 1 | |
| | I _C = 1 Adc I _{B1} = 100 mA | @ 1 μs | @ T _C = 25°C @ T _C = 125°C | V _{CE(dsat)} | _ | 9 16 | _ | V |
| Dynamic Saturation Voltage: Determined 1 μs and 3 μs | Saturation Voltage: $V_{CC} = 300 \text{ V}$ @ 3 | @ 3 μs | @ T _C = 25°C @ T _C = 125°C | | - | 3.1 9 | _ | |
| respectively after rising I _{B1} reaches 90% of final I _{B1} | | @ 1 μs | @ T _C = 25°C @ T _C = 125°C | | - | 11 18 | - | |
| | | @ T _C = 25°C @ T _C = 125°C | | _ | 1.4 8 | _ | | |

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

| | Characteristic | | | Min | Тур | Max | Unit |
|--|---|---|------------------|------|--------------|------|------|
| DIODE CHARACTERISTIC: | 3 | | • | | | | |
| Forward Diode Voltage (I _{EC} = 1 Adc) | | @ T _C = 25°C @ T _C = 125°C | V _{EC} | - | 0.96 0.72 | 1.5 | V |
| (I _{EC} = 2 Adc) | | @ T _C = 25°C @ T _C = 125°C | | _ | 1.15 0.8 | 1.7 | |
| Forward Recovery Time (I _F | = 0.4 Adc, di/dt = 10 A/µs) | @ T _C = 25°C | t _{fr} | _ | 440 | _ | ns |
| $(I_F = 1 \text{ Adc, di/dt} = 10 \text{ A/}\mu$ | s) | @ T _C = 25°C | | _ | 335 | _ | |
| $(I_F = 2 \text{ Adc}, \text{ di/dt} = 10 \text{ A/}\mu$ | s) | @ T _C = 25°C | | _ | 335 | _ | |
| DYNAMIC CHARACTERIST | rics | | | | | | • |
| Current Gain Bandwidth (I _C | = 0.5 Adc, V _{CE} = 10 Vdc, f = 1 Mi | Hz) | f _T | _ | 13 | _ | MHz |
| Output Capacitance (V _{CB} = | 10 Vdc, I _E = 0, f = 1 MHz) | | C _{ob} | _ | 60 | 100 | pF |
| Input Capacitance (I _C = 0.5 | Adc, V _{CE} = 10 Vdc, f = 1 MHz) | | C _{ib} | _ | 450 | 750 | pF |
| SWITCHING CHARACTERI | STICS: Resistive Load (D.C. ≤ 10 | 0%, Pulse Width = 4 | 40 μs) | | II. | 1 | I |
| Turn-on Time | $I_C = 2.5 \text{ Adc}, I_{B1} = 0.5 \text{ Adc}$ $I_{B2} = 1 \text{ Adc}$ | @ T _C = 25°C | t _{on} | _ | 500 | 750 | ns |
| Turn-off Time | $V_{CC} = 250 \text{ Vdc}$ | @ T _C = 25°C | t _{off} | 1.1 | _ | 1.4 | μS |
| Turn-on Time | I _C = 2 Adc, I _{B1} = 0.4 Adc | @ T _C = 25°C @ T _C = 125°C | t _{on} | - | 100 150 | 150 | ns |
| Turn-off Time | $I_{B2} = 1 \text{ Adc}$ $V_{CC} = 300 \text{ Vdc}$ | @ T _C = 25°C @ T _C = 125°C | t _{off} | - | 1.15 1.6 | 1.3 | μS |
| Turn-on Time | I _C = 2.5 Adc, I _{B1} = 0.5 Adc | @ T _C = 25°C @ T _C = 125°C | t _{on} | - | 120 500 | 150 | ns |
| Turn-off Time | $I_{B2} = 0.5 \text{ Adc}$ $V_{CC} = 300 \text{ Vdc}$ | @ T _C = 25°C @ T _C = 125°C | t _{off} | 1.85 | _ 2.6 | 2.15 | μs |
| SWITCHING CHARACTERI | STICS: Inductive Load (V _{CC} = 15 | 5 V) | | | | | |
| Fall Time | I _C = 2.5 Adc | @ T _C = 25°C @ T _C = 125°C | t _f | _ | 130 300 | 175 | ns |
| Storage Time | $I_{B1} = 500 \text{ mAdc}$ $I_{B2} = 500 \text{ mAdc}$ $V_7 = 350 \text{ V}$ | @ T _C = 25°C @ T _C = 125°C | t _s | - | 2.12 2.6 | 2.4 | μs |
| Crossover Time | L _C = 300 μH | @ T _C = 25°C @ T _C = 125°C | t _C | - | 355 750 | 500 | ns |
| Fall Time | I _C = 2 Adc | @ T _C = 25°C @ T _C = 125°C | t _f | - | 95 230 | 150 | ns |
| Storage Time | $I_{B1} = 400 \text{ mAdc}$ $I_{B2} = 400 \text{ mAdc}$ $V_Z = 300 \text{ V}$ | @ T _C = 25°C @ T _C = 125°C | t _s | 2.1 | 2.9 | 2.4 | μS |
| Crossover Time | L _C = 200 μH | @ T _C = 25°C @ T _C = 125°C | t _c | _ | 300 700 | 450 | ns |
| Fall Time | I _C = 1 Adc | @ T _C = 25°C @ T _C = 125°C | t _f | _ | 70 100 | 90 | ns |
| Storage Time | $I_{B1} = 100 \text{ mAdc}$ $I_{B2} = 500 \text{ mAdc}$ $V_Z = 300 \text{ V}$ | @ T _C = 25°C @ T _C = 125°C | t _s | _ | 0.7 1.05 | 0.9 | μs |
| Crossover Time | L _C = 200 μH | @ T _C = 25°C @ T _C = 125°C | t _c | _ | 75 160 | 120 | ns |
| | | | | | | | |

TYPICAL STATIC CHARACTERISTICS




Figure 1. DC Current Gain @ 1 Volt




Figure 2. DC Current Gain @ 5 Volt




Figure 3. Collector Saturation Region




Figure 4. Collector–Emitter Saturation Voltage




Figure 5. Collector–Emitter Saturation Voltage




Figure 6. Collector–Emitter Saturation Voltage

TYPICAL STATIC CHARACTERISTICS




Figure 7. Base-Emitter Saturation Region




Figure 8. Base-Emitter Saturation Region




Figure 9. Base-Emitter Saturation Region




Figure 10. Forward Diode Voltage




Figure 11. Capacitance




Figure 12. BVCER = $f(R_{BE})$

TYPICAL SWITCHING CHARACTERISTICS




Figure 13. Resistive Switch Time, ton




Figure 14. Resistive Switch Time, toff




Figure 15. Inductive Storage Time, $t_{si} @ I_C/I_B = 5$




Figure 16. Inductive Storage Time, $t_{si} \,\, @ \,\, I_C/I_B = 10$




Figure 17. Inductive Switching Time, t_c and t_f @ $I_c/I_B = 5$




Figure 18. Inductive Switching Time, $t_{fi} @ I_C/I_B = 10$

TYPICAL SWITCHING CHARACTERISTICS




Figure 19. Inductive Switching, $t_c @ I_C/I_B = 10$




Figure 20. Inductive Storage Time




Figure 21. Inductive Fall Time




Figure 22. Inductive Crossover Time




Figure 23. Inductive Storage Time, tsi





Figure 24. Forward Recovery Time, T_{FR}

TYPICAL SWITCHING CHARACTERISTICS



10 90% I_C 9 8 t_{si} 7 6 10% I_C 10% V_{clamp} 5 V_{clamp} 4 90% I_{B1} 3 2 1 0 4 TIME

Figure 25. Dynamic Saturation Voltage Measurements

Figure 26. Inductive Switching Measurements




Figure 27. tfr Measurements




Table 1. Inductive Load Switching Drive Circuit

TYPICAL CHARACTERISTICS




Figure 28. Forward Bias Safe Operating Area




Figure 29. Reverse Bias Safe Operating Area




Figure 30. Forward Bias Power Derating

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C\text{--}V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 28 is based on $T_C=25\,^{\circ}\text{C};\,T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C>25\,^{\circ}\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 28 may be found at any case temperature by using the appropriate curve on Figure 30.

T_J(pk) may be calculated from the data in Figure 31. At any case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. For inductive loads, high voltage and current must be sustained simultaneously during turn-off with the base–to–emitter junction reverse biased. The safe level is specified as a reverse–biased safe operating area (Figure 29). This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.






Figure 31. Typical Thermal Response ($Z_{\theta JC(t)}$) for MJE18004D2

PACKAGE DIMENSIONS

TO-220AB CASE 221A-09 **ISSUE AD**





NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- CONTROLLING DIMENSION: INCH.
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

| | INCHES | | MILLIMETERS | | |
|-----|--------|-------|-------------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 0.570 | 0.620 | 14.48 | 15.75 | |
| В | 0.380 | 0.405 | 9.66 | 10.28 | |
| С | 0.160 | 0.190 | 4.07 | 4.82 | |
| D | 0.025 | 0.035 | 0.64 | 0.88 | |
| F | 0.142 | 0.147 | 3.61 | 3.73 | |
| G | 0.095 | 0.105 | 2.42 | 2.66 | |
| Н | 0.110 | 0.155 | 2.80 | 3.93 | |
| J | 0.018 | 0.025 | 0.46 | 0.64 | |
| K | 0.500 | 0.562 | 12.70 | 14.27 | |
| L | 0.045 | 0.060 | 1.15 | 1.52 | |
| N | 0.190 | 0.210 | 4.83 | 5.33 | |
| Q | 0.100 | 0.120 | 2.54 | 3.04 | |
| R | 0.080 | 0.110 | 2.04 | 2.79 | |
| S | 0.045 | 0.055 | 1.15 | 1.39 | |
| T | 0.235 | 0.255 | 5.97 | 6.47 | |
| U | 0.000 | 0.050 | 0.00 | 1.27 | |
| ٧ | 0.045 | | 1.15 | | |
| Z | | 0.080 | | 2.04 | |

STYLE 1: PIN 1.

BASE

- COLLECTOR 2.
- 3.
- EMITTER COLLECTOR

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative